MIC2584/2585
Micrel
MIC2584/2585
8
March 2005
Timing Diagrams
ON
100mV
OFF
VOUT1 - VOUT2
ON Pin Asserted
GATE2
GATE1
ON Pin Deasserted
VOUT1 - VOUT2
ON
OFF
GATE1 ON
GATE2 ON
GATE1 OFF
GATE2 ON
GATE1 ON
GATE2 OFF
GATE1 OFF
GATE2 OFF
GATE1 OFF
GATE2 ON
GATE1 ON
GATE2 OFF
100mV
Figure 2. Gate Voltage Window Tracking Mode
0.5V
50mV
V
GATEx
t
OCSLOW
V
TRIPFAST
(V
CCx
V
SENSEx
)
t
OCFAST
0.5V
Figure 3. Current Limit Response
ON
CPOR
t
POR
t
START
V
OUT[1,2]
V
PG[1/2]
PG
[1/2]
/POR
V
POR
V
START
Figure 4. Start-Up Cycle Timing
V
OUT1
V
OUT2
V<0.25V
V<0.25V
Tracking Mode, TRK = V
OUT1
or V
OUT2
Sequencing/Tracking Mode, TRK = V
OUT1
or V
OUT2
(-1) - V
OUT2
follows V
OUT1
(-2) - V
OUT1
follows V
OUT2
V
OUT1
,
(-1)
V
OUT2
(-2)
V
OUT2
,
(-1)
V
OUT1
(-2)
V<0.25V
V
FB
t
DLY
Figure 5. Sequencing Modes (MIC2585 only)